论文部分内容阅读
This paper presents a hardware architecture using mixed pipeline and parallel processing for complex division based on dichotomous coordinate descent(DCD)iterations.The objective of the proposed work is to achieve low-latency and resource optimized comple