用于锁相接收机的数字锁相环变带宽仿真研究

来源 :电气应用 | 被引量 : 0次 | 上传用户:sdlnf
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
在航天技术和锁相接收机中,为了快速捕捉和提取噪声中的有用信号以及提高信噪比,希望锁相环宽带能在一定范围内根据信号的情况而变化,本文提出了一种变带宽数字锁相环的基本原理和环路结构。对变带宽数字锁相环进行了数学建模与Matlab仿真。通过建模、仿真和合理设置参数,证明该数字锁相环结构可以在一定范围内变化其带宽,并能有效提取和跟踪淹没在噪声中的微弱信号。 In space technology and phase-locked receiver, in order to quickly capture and extract the useful signal in the noise and improve the signal-to-noise ratio, it is hoped that the phase-locked loop wideband can vary with the signal within a certain range. In this paper, The basic principles of digital phase-locked loop and loop structure. The mathematical model and Matlab simulation of variable bandwidth digital PLL are given. Through modeling, simulation and reasonable parameter setting, it is proved that the digital phase-locked loop structure can change its bandwidth within a certain range, and can effectively extract and track the weak signals submerged in the noise.
其他文献