论文部分内容阅读
针对Σ-ΔADC输出端存在的高频噪声问题,设计了一种Sinc3数字抽取滤波器,实现了Σ-Δ调制器输出信号的高频滤波。分析了Sinc3滤波器的结构原理,基于Spartan-6FPGA进行滤波器的设计与实现,并进行了实验验证。实验结果表明,该数字抽取滤波器不仅结构简单,无需实现乘法运算,便于硬件实现,且能有效滤除高频噪声,具有较强的实用性。
Aiming at the high-frequency noise existing at the output of Σ-Δ ADC, a Sinc3 digital decimation filter is designed to realize the high-frequency filtering of the output signal of the sigma-delta modulator. The principle of the Sinc3 filter is analyzed. The design and implementation of the filter based on Spartan-6FPGA are carried out. The experiment is also validated. The experimental results show that the digital decimation filter not only has the advantages of simple structure, no need of multiplication, easy implementation of hardware and effective filtering of high frequency noise, it has strong practicability.