论文部分内容阅读
在无线通信系统的开发中2.4GHz是应用最为广泛的一种频段,由于DDS频率合成器急待解决输出频率上限的提高和寄生输出的抑制技术难题,对于频率较高的高质量信号源发生器目前往往只能基于PLL(锁相环)来实现。文章简要介绍了3.0GHz整数分频集成锁相环PE3336的原理,详细介绍了基于该芯片设计一个高精度、低杂散的2.4GHz信号发生器;并介绍了电磁兼容性考虑的重要性和实施方法。
2.4 GHz is the most widely used frequency band in the development of wireless communication systems. Due to the urgent need to solve the technical problem of increasing the upper limit of output frequency and suppressing the parasitic output of the DDS frequency synthesizer, for a high-frequency high-quality signal generator Currently only based on PLL (phase-locked loop) to achieve. The article briefly introduces the principle of the 3.0GHz integer frequency division integrated phase locked loop PE3336, and introduces a 2.4GHz signal generator with high accuracy and low spurious based on the chip design. The importance and implementation of electromagnetic compatibility method.