本文描述了TI DM642 L1D的硬件结构和运行规则,以及与L1D相关的阻塞发生的条件和避免这些阻塞的方法,并通过一个实例介绍了在算法优化中,内存布局与L1D运行调度之间的关系,以及由此引起的算法性能的差异。 This article describes the hardware structure and operating rules of the TI DM642 L1D, as well as the blocking conditions associated with L1D and the ways to avoid these blocking. An example is given to illustrate the relationship between memory layout and L1D operation scheduling in algorithm optimization , And the resulting differences in algorithmic performance.