论文部分内容阅读
A 5GHz Floating Point Multiply-Accumulator in 90nm Dual V{sub}T CMOS；A high effective algorithm of 32-bit multiply and MAC instructions' VLSI implementation with 32 × 8 multiplier-accumulator in DSP applications；A high effective algorithm of 32-b