论文部分内容阅读
研究了一种用于锁相环(PLL)的宽带低噪声的压控振荡器(VCO),采用了谐波滤除电阻技术和源级带反馈电阻技术降低噪声和功耗,设计使用了一种新型的变容管拓扑结构(back-to-back varactor)改善压控增益的线性范围,抑制了输出电压幅度对相位噪声的影响。采用chartered 0.35um CMOS工艺在Mentor Graphics Eldo-RF环境下进行仿真,结果表明振荡器在1mA工作电流下,在2.4GHZ达到-119.5dBc/Hz@1NHz的相位噪声,功耗为3.0mw。
A wideband low noise voltage controlled oscillator (VCO) for phase-locked loop (PLL) is studied. The harmonic filtering and source-stage feedback resistors are used to reduce noise and power consumption. A new type of back-to-back varactor improves the linear range of the voltage-controlled gain and suppresses the effect of the output voltage amplitude on the phase noise. The chartered 0.35um CMOS process was used to simulate a Mentor Graphics Eldo-RF environment. The results show that the oscillator achieves a phase noise of -119.5dBc / Hz @ 1NHz at 2.4GHz with a power consumption of 3.0mW at a 1mA operating current.