论文部分内容阅读
Cyber-172、173、174型计算机的中央存储器由一个中央存储部件(CSU-0)组成;对于173型和174型来说,第二个部件(GSU-1)是可选择运用的。172型机 CSU-0的基本容量为32K 字,而173和174型机 CSU-0和 CSU-1的基本容量为65 K 字。175型机的中央存储器由二个中央存储部件(CSC-0和 CSU-1)组成,其基本容量分别为32 K 字。CSU-0和 CSO-1的容量都能扩充到131 K字。中央存储器和系统的其余部分的所有联系都通过中央存储器控制(CMC)来进行。从 CMC 到每个 CSU 去的信号线包括有:68位数据线(包括8位 SECDED,即单位错校正多位错检测)14位地址线加1位奇偶8′GO′信号8′GO 再生′信号1′M 173′延迟写控制信号1主清除信号1维护禁止信号2时钟信号(T_1和 T_3)从每个 CSU 到 CMC 去的信号线有:68位数据线(包括8位 SECDED)1地址奇偶错误信号1存储器禁止信号
The central memory of the Cyber-172, 173 and 174 computers consists of a central storage unit (CSU-0); the second unit (GSU-1) is optional for the 173 and 174 models. The basic capacity of the 172 model CSU-0 is 32K words, while the 173 and 174 models CSU-0 and CSU-1 have a basic capacity of 65K words. The Model 175’s central memory consists of two central storage units (CSC-0 and CSU-1) with a base capacity of 32 K words respectively. The capacity of CSU-0 and CSO-1 can be expanded to 131 K words. All of the central storage and the rest of the system are connected through the Central Memory Control (CMC). The signal lines going from the CMC to each CSU include: 68-bit data lines (including 8-bit SECDED, unit error correction, multi-bit error detection) 14-bit address lines plus 1-bit parity 8’GO ’signal 8’GO regeneration’ Signal 1’M 173 ’Delayed Write Control Signal 1 Master Clear Signal 1 Maintenance Disable Signal 2 Clock Signals (T_1 and T_3) The signal lines going from each CSU to the CMC are: 68-bit data lines (including 8-bit SECDED) 1 Address Parity error signal 1 Memory disable signal