Impacts of the bulk Phosphorous content of electroless Nickel layers to Solder Joint Integrity

来源 :2004春季国际PCB技术/信息论坛 | 被引量 : 0次 | 上传用户:yuanxu52051
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
Over the past year there has been consistent growth in the use of high Phosphorous - electroless Nickel / immersion Gold (HP - ENIG) as a final finish. The finish is now frequently being used for PBGA, CSP and QFP, and more recently gathered considerable interest as a low cost under-bump metallization for flip chip bumping application.Corrosion will interfere with the electrical behavior either due to electrical conductivity of corrosion products creating a shortage, or damaging the final coating as a contact surface for key pads or contact switches. Due to the nature of the electroless plating process, the HP-ENIG coating has a Phosphorous content in the plated electroless Nickel layer of about 9.5 to 13 wt.%. This high Phosphorous content leads to an amorphous structure, with no grain boundaries, which therefore influences the formation of the IMC between Nickel and solder. The high Phosphorous content of the bulk electroless Nickel layer seems to control the diffusion rate of the Nickel into the solder, resulting into a dense and uniform IMC formation. This paper describes the influence of co-deposited P (from low to high P) within an electroless Nickel layer, regarding "Brittle Fracture" and the reliability of the solder joint integrity, using solder mask defined BGAs as test vehicle.
其他文献
本文提出了HDI板类对前处理的要求,讨论了传统前处理的优劣,介绍了前处理的最新技术一超粗化,简述了超粗化技术在HDI板上的应用,展示了超粗化技术的优秀性能。
现代工业越来越需要非接触式的测量,而激光测量就提供了这样的方式。本文阐述了激光测量的原理、特点及好处。
There are two common techniques for testing the lifetime of printed circuit boards (PCBs) under environmental thermal stress: the well established thermal cycling test (TCT, e.g. IEC 68, JESD22-A104-B
对现今的线路板行业而言,随着其产品的精细化,制程的高速化以及高分子材料的广泛应用,其生产加工制程因静电的影响所导致的良品率下降的问题越来越明显。本文介绍了静电、静电放电(ESD)的定义、相关概念和静电的产生机理,详细分析了静电对PCB品质的影响,并给出了进行静电控制的基本原则及实现方法。
Today, more than ever, an AOI process requires both inspection and verification process to produce effective, cost saving results to drive maximum yield. Verification In Parallel Technology (VIP in sh
The performance of automated optical inspection (AOI) systems is constantly progressing toward the ultimate goal of detecting 100% of real defects with no false alarms. Still, until this goal is reach
随着电子行业的迅速发展,集成电路的集成度逐步提高,电路的工作速度越来越快,信号的传输速度和频率也越来越高,因而出现了阻抗匹配问题,高频信号和高速数字信号的传输对特性阻抗匹配要求越来越严格。本文主要对单端阻抗印制板生产、测试过程中积累的数据和经验进行总结,并对特性阻抗的影响因素进行分析,对阻抗的变化规律和过程控制中采取的一些措施进行阐述,给业界人士提供一个参考。
With the electronics industry rapidly moving to lead-free soldering and requirements for long term reliability of the assembly becoming more critical, fabricators and OEMs must determine the most cost
The European Commission has adopted the RoHS directive(Restriction of the Use of Crtain Hazardous Substances in EEE-2002/95/EC,27th January 2003)The European Commission has adopted the RoHS directive(
本文通过设计并实施不同的试验方案,找到了导致板面镀层不均匀的原因.然后通过对电铜缸的清洗以及对电镀药液的碳处理,基本上解决了板面镀层不均匀和镀层不良两大问题.